#VHDL Signal Assignment | Explore Tumblr posts and blogs

learnandgrowcommunity · 2 years ago

Text

youtube

VHDL Tutorial : Signal Syntax - Short & Easy : No More Confusion - A Beginner’s Guide

Welcome to VHDL Signal Syntax: A Short & Easy Guide for Beginners! If you've ever been confused about VHDL signal syntax, this video is perfect for you. Designed specifically for beginners, we'll cover all the essentials of VHDL signal syntax in a simple and straightforward manner. In this tutorial, we'll dive into VHDL and demystify the signal syntax, ensuring that you have a solid foundation to build upon. We'll walk you through the fundamental concepts, providing clear explanations and examples along the way. Whether you're new to VHDL or looking to brush up on your skills, this beginner's guide has got you covered. By the end, you'll have a clear understanding of VHDL signal syntax, enabling you to write efficient and error-free code. Here's what you'll learn: Introduction to VHDL signal syntax Syntax rules and guidelines for defining signals Signal declaration and assignment Types of signals and their usage Handling and manipulating signals in VHDL Real-world examples to reinforce your understanding If you're ready to unravel the mysteries of VHDL signal syntax, click play and let's get started! ▶️ Subscribe to our channel for more VHDL tutorials and guides: @LearnAndGrowCommunity @youtube.com/@learnandgrowcommunity

Subscribe to "Learn And Grow Community"

YouTube : https://www.youtube.com/@LearnAndGrowCommunity

LinkedIn Group : https://www.linkedin.com/groups/7478922/

Blog : https://LearnAndGrowCommunity.blogspot.com/

Facebook : https://www.facebook.com/JoinLearnAndGrowCommunity/

Twitter Handle : https://twitter.com/LNG_Community

DailyMotion : https://www.dailymotion.com/LearnAndGrowCommunity

Instagram Handle : https://www.instagram.com/LearnAndGrowCommunity/

Follow #LearnAndGrowCommunity

1 note · View note

techav · 3 years ago

Text

Returning to 68030 ... Again

I left off with my 68030 homebrew project having just finished assembling a new PCB that was 1:1 with my wire-wrap prototype.

It did not work.

In theory, it should have been as simple as transferring all the chips from the prototype to the PCB and starting it up. Reality is never so friendly as that.

It was failing in a familiar fashion, with errors coming swiftly after startup. It reminded me of a big problem I'd had with at the beginning, before I had properly implemented the chip select signals for RAM. But I had solved that problem a long time ago, how could it be back?

Turns out I had the chip select signals for RAM routed backwards. The RAM chip for the high 8 bits of the data bus was getting the enable signal for the low 8 bits, and so on.

I dug out the glue logic, changed those four pin assignments, and burned a new CPLD and ... nothing. Nothing worked. It was worse than I started and now it wouldn't even run when I reassembled the prototype.

Back in the box it went, for months.

I finally pulled it out recently and set out to get it running, starting with all new glue logic.

The original logic was all done in the Quartus schematic builder. At the time, it was too complex for my rudimentary VHDL skills. I've been learning Verilog and have built some successful projects with it that are far more complicated than this glue logic. So I started from scratch, rewrote all the logic fully synchronous in Verilog.

I started testing as small and basic as I could, stepping through each piece to confirm it worked before moving on. The logic responded appropriately to signals toggled manually. The CPU was able to free run with its data bus held low and the glue logic providing the termination signals. It was able to run code from ROM.

There were of course a few odd bugs here and there in the new glue logic, but in all it progressed fairly smoothly. I started writing some test programs to test the bus and make sure I got the chip select signals right this time.

With no RAM actually connected, it failed every test just as expected. Finally, it was time to add in the RAM.

RAM tests passed. I had a working computer again! Time to dust off the source code for the TSMON monitor program and Enhanced BASIC.

TSMON loaded and ran with few problems. Similar to my 68000 build, I wrote an expansion ROM for TSMON to load BASIC from ROM into RAM before running it.

So now I'm back where I was a couple years ago — I have a homebrew 68030 running BASIC.

This time though, it's running fairly stable at 12MHz. The old wire-wrap prototype struggled to run stable at 6MHz.

#homebrew computing #motorola #motorola 68k #motorola 68030 #68030 #BASIC

80 notes · View notes

bitchyheartbird · 4 years ago

Text

Parallel Input Serial Output Shift Register Verilog Code

8-bit parallel-in/serial-out shift register

The testbech for the Serial shift register Serial Input Serial Output Shift Register Exercizes 1. In test bench the shift register is instantiated with N=2. Verify that it behaves as expected. Repead the testbench and verification for N=4 2. Write the above code for left shift in place of right shift. The data now comes out of the MSB. Design of 4 Bit Parallel IN.Output. Need vhdl code for 16 bit serial-in, serial-out shift register. 4-bit parallel shift register code. Bit serial arithmetic Vs Digit serial Arithmetic. 4 Bit Sipo Shift Register Vhdl Code Vhdl code for 4 bit shift register allaboutfpgacom, vhdl code for shift register can be categorised in serial in serial out shift. The following code models a four-bit parallel in shift left register with load and shift enable signal. Module Parallelinserialoutloadenablebehavior(input Clk, input ShiftIn, input 3:0 ParallelIn, input load, input ShiftEn, output ShiftOut, output. The following code models a four-bit parallel in shift left register with load and shift enable signal. Module Parallelinserialoutloadenablebehavior(input Clk, input ShiftIn, input 3:0 ParallelIn, input load, input ShiftEn, output ShiftOut, output. In Parallel In Serial Out (PISO) shift registers, the data is loaded onto the register in parallel format while it is retrieved from it serially.Figure 1 shows a PISO shift register which has a control-line. And combinational circuit (AND and OR gates) in addition to the basic register components fed with clock and clear pins.

The 74LV165 is an 8-bit parallel-load or serial-in shift register with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel-load input (PL) is LOW, parallel data from the inputs D0 to D7 are loaded into the register asynchronously. When input PL is HIGH, data enters the register serially at the input DS. It shifts one place to the right (Q0→Q1→Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the output Q7 to the input DS of the succeeding stage.

The clock input is a gate-OR structure which allows one input to be used as an active LOW clock enable input (CE) input. The pin assignment for the inputs CP and CE is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of the input CE should only take place while CP HIGH for predictable operation. Either the CP or the CE should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data when PL is activated.

Features and benefits

Wide supply voltage range from 1.0 V to 5.5 V

Synchronous parallel-to-serial applications

Optimized for low voltage applications: 1.0 V to 3.6 V

Synchronous serial input for easy expansion

Latch-up performance exceeds 250 mA

5.5 V tolerant inputs/outputs

Direct interface with TTL levels (2.7 V to 3.6 V)

Power-down mode

Complies with JEDEC standards:

JESD8-5 (2.3 V to 2.7 V)

JESD8B/JESD36 (2.7 V to 3.6 V)

JESD8-1A (4.5 V to 5.5 V)

ESD protection:

HBM JESD22-A114-A exceeds 2000 V

MM JESD22-A115-A exceeds 200 V

Specified from -40°C to +85°C and from -40°C to +125°C

Parametrics

Type numberVCC (V)Logic switching levelsOutput drive capability (mA)tpd (ns)fmax (MHz)No of bitsTamb (°C)Rth(j-c) (K/W)74LV165DProduction1.0 - 5.5TTL± 1218788low-40~125919.351SO1674LV165DB NRNDNot for design inSSOP1674LV165PWProduction1.0 - 5.5TTL± 1218788low-40~1251203.348.7TSSOP16

Package

PackagePackage informationReflow-/Wave solderingStatus74LV165D SO16 (SOT109-1)SOT109-1SO-SOJ-REFLOW SO-SOJ-WAVE Reel 13' Q1/T1Active74LV165D74LV165D,118 (9351 560 60118)Bulk PackActive74LV165D74LV165D,112 (9351 560 60112)74LV165DB NRND SSOP16 (SOT338-1)SOT338-1SSOP-TSSOP-VSO-REFLOW SSOP-TSSOP-VSO-WAVE Reel 13' Q1/T1ActiveLV16574LV165DB,118 (9351 660 30118)Bulk PackActiveLV16574LV165DB,112 (9351 660 30112)74LV165PW TSSOP16 (SOT403-1)SOT403-1SSOP-TSSOP-VSO-WAVE Reel 13' Q1/T1ActiveLV16574LV165PW,118 (9351 745 40118)Bulk PackActiveLV16574LV165PW,112 (9351 745 40112)

Quality, reliability & chemical content

Leadfree conversion date74LV165D74LV165D,11874LV165Dweek 6, 2004144.910.239.78E71174LV165D74LV165D,11274LV165Dweek 6, 2004144.910.239.78E71174LV165DB NRND74LV165DB,11874LV165DBweek 12, 20051174LV165DB NRND74LV165DB,11274LV165DBweek 12, 20051174LV165PW74LV165PW,11874LV165PWweek 17, 2005144.910.239.78E71174LV165PW74LV165PW,11274LV165PWweek 17, 2005144.910.239.78E711

Quality and reliability disclaimer

Documentation (10)

File nameTitleTypeDate74LV1658-bit parallel-in/serial-out shift registerData sheet2017-03-17Nexperia_Selection_guide_2020Nexperia Selection Guide 2020Selection guide2020-01-31SO-SOJ-REFLOWFootprint for reflow solderingReflow soldering2009-10-08SO-SOJ-WAVEFootprint for wave solderingWave soldering2009-10-08SOT109-1plastic, small outline package; 16 leads; 1.27 mm pitch; 9.9 mm x 3.9 mm x 1.35 mm bodyPackage information2020-04-21SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08SOT403-1plastic, thin shrink small outline package; 16 leads; 5 mm x 4.4 mm x 1.1 mm bodyPackage information2020-04-21SSOP-TSSOP-VSO-REFLOWFootprint for reflow solderingReflow soldering2009-10-08SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08SOT338-1plastic, shrink small outline package; 16 leads; 0.65 mm pitch; 6.2 mm x 5.3 mm x 2 mm bodyPackage information2020-04-21

Support

If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.

Ordering, pricing & availability

Sample

As a Nexperia customer you can order samples via our sales organization or directly via our Online Sample Store: https://extranet.nexperia.com.

Sample orders normally take 2-4 days for delivery.

If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples.

greatworks.netlify.com › Parallel Input Serial Output Shift Register Verilog Code ▄

Shift Register using verilog

I wrote a parallel in serial out shift register, which I present here. Module shiftreg32b (clk, reset, shift, carrega, in, regout); input clk; input reset, shift; input to an output in a combinational module in Verilog Verilog Illegal Reference to net 'OUT' What does this Verilog module do? It contains many explicit features which include parallel inputs, parallel outputs, synchronous reset, bidirectional serial input and bidirectional serial output. The below presented verilog code for 4-bit universal shift register acts as a uni-directional shift register for serial-in and serial-out mode,. Verilog Code for Parallel in Parallel Out Shift Register - Free download as Word Doc (.doc /.docx), PDF File (.pdf), Text File (.txt) or read online for free.

We will now consider a shift register. Our shift register has an s_in input entering on its left hand side. At each clock cycle, the content of the register shifts to the right and s_in enters into the leftmost bit or the MSB bit. The whole design also has and output that we are c calling s_out. At each clock cyccle the right most bit of the register comes out. The picture shows the scheme of the shift register. Here is the verilog implemmentation of shift register.

Explanation

Initially the reg value of undefined and hence we have placed 4'bxxxx in its value. Because of the assign statement the initial value of s_reg[0] is also 0. When the reset pulse is applied the r_reg becomes 0000 at the next rising edge of clock. Note that the period of the negative level of the reset sould last at least to the next rising edge of the clock At this stage, the value of s_out also becomes 0 ( right after the rising edge of the clock). Now the s_in value is supplied sometimes before the next rising edge of the clock. Now because of the assign statement the wire r_next is driven by the value of s_in and [3:1] bits of r_reg. And so, after the application of the s_in, at the next rising edge of the clock, the statement in the always loop takes effect. which essentially results in updating the r_reg value with its value shifted to right and s_in coming in at its MSB. The testbech for the Serial shift register

Serial Input Serial Output Shift Register

Exercizes 1. In test bench the shift register is instantiated with N=2. Verify that it behaves as expected. Repead the testbench and verification for N=4

Shift Register In Verilog

2. Write the above code for left shift in place of right shift. The data now comes out of the MSB. The data enters from LSB.

Parallel Load Shift Left Register verilog code

4 Bit Shift Register Verilog

This page covers Parallel Load Shift Left Register verilog code and test bench code of Parallel Load Shift Left Register.

Parallel Load Shift Left Register verilog code

Following is the verilog code of Parallel Load Shift Left Register.

module plsl(pl, sl, slin, Din, clk, reset, Q); input pl, sl, slin, clk, reset; input [7:0] Din; output [7:0] Q; reg [7:0] Q; always @ (posedge clk) begin if (~reset) begin if (sl) begin Q <= 'TICK {Q[6:0],slin}; end else if (pl) begin Q <= 'TICK Din; end end end always @ (posedge reset) begin Q <= 8'b00000000; end endmodule

Test code for Parallel Load Shift Left Register

Following is the test bench code of Parallel Load Shift Left Register.

I checked with Auto Installer. Edited 22 Feb 2017 by lamboom. And get this: After loading data, this window pops up stating that Sysmac is Up-to-Date. Then what's going on with 'Windows Configuring Sysmac Studio???? Sysmac studio v1.19.

module main; reg clk, reset, slin, sl, pl; reg [7:0] Din; wire [7:0] q; plsl plsl1(pl, sl, slin, Din, clk, reset, Q); initial begin forever begin clk <= 0; #5 clk <= 1; #5 clk <= 0; end end initial begin reset = 1; #12 reset = 0; #90 reset = 1; #12 reset = 0; end initial begin sl = 1; pl = 0; Din = 8'h42; #50 sl = 0; #12 pl = 1; #5 Din = 8'h21; #20 pl = 0; sl = 1; end initial begin forever begin slin = 0; #7 slin = 1; #8 slin = 0; end end endmodule

Verilog source codes

Low Pass FIR Filter Asynchronous FIFO design with verilog code D FF without reset D FF synchronous reset 1 bit 4 bit comparator All Logic Gates

RF and Wireless tutorials

WLAN802.11ac802.11adwimaxZigbeez-waveGSMLTEUMTSBluetoothUWBIoTsatelliteAntennaRADAR Drivers ed 4.02 assignment answers.

Share this page

Translate this page

ARTICLEST & M sectionTERMINOLOGIESTutorialsJobs & CareersVENDORSIoTOnline calculatorssource codesAPP. NOTEST & M World Website

0 notes

yakiimoshop · 5 years ago

Text

VHDLとVerilog-HDLの三項演算子

これまたいつまでたっても覚えないのでメモっとく。

VHDL

signal A, B, C, D : std_logic; A <= B when C='1' else D;

Verilog-HDL

wire A; reg B, C, D; assign A = (C=1'b1) ? B : D;

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

This article will review the concurrent signal assignment statements in VHDL. Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/ Via Westline T2A http://www.rssmix.com/

0 notes

dr-lu2017-blog · 8 years ago

Text

Barrel shifter with testing circuit

VHDL has built-in shift functions, however, they sometimes cannot be synthesized automatically. In this post, we will show a 8-bit barrel shifter that rotates an arbitray number of bits to right.

--Barrel shifter using a selected signal assignment statement library ieee; use ieee.std_logic_1164.all; entity barrel_shifter is port ( a: in std_logic_vector(7 downto 0); amt: in std_logic_vector(2…

View On WordPress

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes

joshuallee86 · 7 years ago

Text

Concurrent Conditional and Selected Signal Assignment in VHDL

0 notes